


Review of Sequential Circuits


Dr. Curtis Nelson


Sequential Logic Review


In this presentation you will learn about:


- Logic circuits that can store information;
- Basic cells, latches, and flip-flops;
- State diagrams;
- Synchronous circuit design.








































Summary of Terminology


- Basic cell cross-coupled NAND/NOR.
- Gated latch output changes only when *Clk* is asserted:
 - Gated SR latch;
 - Gated D latch;
 - Gated JK latch.
- Flip-flop output changes only on *Clk* edge:
 - Edge-triggered;
 - Three main types:
 - D (very, very common, 74HC74);
 - Toggle (occasionally used by CAD programs);
 - JK (hardly ever used, 74HC109).


Sequential Machines


- Logic circuits that transition through a sequence of states are called *synchronous sequential machines*, or more simply, *state machines*.
- A *logic state* is a unique set of binary values that characterize the logic status of a sequential machine at some point in time.
























State Machine Design Process


- 1. Get design specifications;
- 2. Create a block diagram specifying all inputs and outputs;
- 3. Design a state diagram using as few states as possible;
- 4. Make binary state assignments, maximizing logical adjacencies in the K-maps;
- 5. Plot entered variable K-maps;
- 6. Read minimum next state decoder logic;
- 7. Develop output decoder logic by plotting the output K-maps;
- 8. Draw schematic;
- 9. Do a logic simulation before wiring your circuit.











Other Synchronous System Issues

- Asynchronous inputs – Input synchronizing
- Catching short inputs
- Clock skew
- Output glitch analysis
- State code assignments
 - Into rule
 - Out of rule
- Static and dynamic hazards
- Switch debouncing